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Abstract—Page placement is a critical problem for memory-
intensive applications running on a shared-memory multiproces-
sor with a non-uniform memory access (NUMA) architecture.
State-of-the-art page placement mechanisms interleave pages
evenly across NUMA nodes. However, this approach fails to
maximize memory throughput in modern NUMA systems, char-
acterized by asymmetric bandwidths and latencies, and sensitive
to memory contention and interconnect congestion phenomena.
We propose BWAP, a novel page placement mechanism based
on asymmetric weighted page interleaving. BWAP combines
an analytical performance model of the target NUMA system
with on-line iterative tuning of page distribution for a given
memory-intensive application. Our experimental evaluation with
representative memory-intensive workloads shows that BWAP
performs up to 66% better than state-of-the-art techniques.
These gains are particularly relevant when multiple co-located
applications run in disjoint partitions of a large NUMA machine
or when applications do not scale up to the total number of cores.
Keywords-non-uniform memory access, page placement,
memory-intensive applications
I. INTRODUCTION
Parallel architectures with non-uniform memory access
(NUMA) are emerging as the norm in high-end servers. In
a NUMA system, CPUs and memory are organized as a set
of interconnected nodes, where each node typically comprises
one or more multi-core CPUs as well as one or more memory
controllers. The non-uniform memory access nature stems
from this organization, since the memory access bandwidth
(BW) and latency depends on the node where the accessing
thread runs and on the node where the target page resides.
When one deploys a parallel application on a NUMA
system, its threads allocate and access pages that need to
be physically mapped to the available NUMA nodes. This
raises a crucial question: where should each page be mapped
for optimal performance? When the application is memory-
intensive, a common strategy is to uniformly interleave pages
across the set of worker nodes, i.e., the nodes on which the
application threads run. This strategy is based on the rationale
that, for a large class of memory-intensive applications, BW –
rather than access latency – is the main bottleneck. Therefore,
interleaving pages across nodes provides threads with a higher
aggregate memory BW [37]. Hereafter, let us call this strategy
uniform-workers. This is the essential approach of recently
proposed runtime libraries for NUMA systems (e.g., [21],
[37]), as well as the recommended or default option for
prominent database systems (e.g., [2], [4], [5]).
This paper starts by questioning the effectiveness of the
uniform-workers strategy in contemporary NUMA systems.
Two key characteristics of uniform-workers seem to be at odds
with the systems it aims to optimize. First, uniform-workers
places pages at symmetric ratios across worker nodes, while
the BW (and latency) of contemporary NUMA architectures
is typically asymmetric across nodes [37]. Second, there
are important scenarios where an application’s threads are
clustered together on a subset of NUMA nodes – notably,
when the application is deployed in a given node partition
of a co-scheduled system [35], or when the application does
not scale beyond a subset of the available cores [16], [42]. If
the remaining memory nodes are idle or underused (e.g., by
CPU-intensive applications), uniform-workers will neglect an
important portion of BW. Hence, as we show in Section II, it is
unsurprising that the memory BW attained by uniform-workers
is considerably suboptimal for memory-intensive applications.
To overcome these inefficiencies, we propose BWAP, a
novel BW-aware page placement for memory-intensive appli-
cations on NUMA systems. In contrast to uniform-workers,
BWAP takes the asymmetric BWs of every node into account
to determine and enforce an optimized application-specific
weighted interleaving. Our proposal is inspired by recent
research for hybrid memory systems [11], [23], [43]. These
works have shown that, when a CPU (or GPU [23]) is
served by different memory technologies (such as NVRAM or
DRAM) with differing BWs, an optimal placement is one that
(proportionally) place fewer pages at the lower-BW memories.
Still, applying the same principle to the context of NUMA
systems is far from trivial. While previous BW-aware pro-
posals for hybrid memory systems relied on the premise that
a given memory node provides the same BW to every core,
that is no longer true in a NUMA system. The same NUMA
memory node may be accessible through different BWs by
different threads, depending on each thread’s location within
the NUMA topology. This implies that optimizing page inter-
leaving from the perspective of a given worker node (as done
by the recent proposals for hybrid systems [11], [23], [43])
will not always yield the best overall performance. Instead, the
optimization problem needs to consider a complex W×N BW
matrix, where W and N denote the number of worker nodes
and total nodes, respectively. Furthermore, this BW matrix is
particularly hard to determine accurately, since it is sensitive
to interconnect congestion and local-remote contention on
memory controllers phenomena which, in turn, depend on
the memory demand patterns of the deployed application(s).
Hence, optimal placements are eminently application-specific.
Putting it all together, an efficient page placement for
asymmetric NUMA systems requires tuning N weights, taking
into account complex phenomena that depend both on the
underlying NUMA architecture and the application(s) itself. A
naive approach is to search through the N -dimensional space
of possible weight distributions and measure the performance
of each run to find the optimal placement. This is often
impractical for NUMA systems of 4 nodes and beyond,
since it easily falls in the range of hours or days to find
an optimized distribution of per-node weights for a given
application. An alternative approach is to model the usage of
the memory system BW and analytically determine the optimal
page placement. However, to the best of our knowledge, the
most successful analytical models of memory throughput are
limited to single-node scenarios [30].
BWAP tames this complexity by combining techniques from
the two extremes of the solution space. In a first stage, BWAP
builds a memory BW model of the target system. From
this model, BWAP calculates the optimal weight distribution
that maximizes the performance of a reference BW-intensive
application. The key insight behind BWAP is that, after
analytically determining that canonical weight distribution,
that distribution can be adjusted to fit the target application by
applying a scalar coefficient on each weight. In other words,
BWAP reduces what in theory is an N -dimensional optimiza-
tion problem to the one-dimensional problem of finding an
appropriate scaling coefficient that best fits the application. To
achieve this, the second stage of BWAP relies on an iterative
technique, which, when the application starts, places its pages
according to the canonical weight distribution; then, on-the-
fly, it uses an incremental page migration scheme that adjusts
the weight distribution until a new (local) optimum is found.
BWAP is implemented as an extension to Linux libnuma.
It enriches the original interface with a bw-interleaved policy
option that automatically determines memory nodes to place
the application pages on, and the per-node weights to balance
the page interleaving across the NUMA nodes. BWAP is read-
ily available and can be used transparently by any application,
with no changes to the OS kernel.
This paper makes the following three main contributions.
1. We empirically study the performance of different page
placement strategies on a range of memory-intensive applica-
tions on commodity NUMA machines. Our findings show that
common practices that rely on the obsolete assumption of a
symmetric architecture are largely suboptimal on contempo-
rary NUMA systems.
2. We propose BWAP, an extension of the libnuma library
that relies on a novel combination of analytical modelling and
on-line iterative tuning.
3. We evaluate BWAP on a diverse set of memory-intensive
workloads, showing that BWAP achieves up to 4× speedup
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Fig. 1: (a) Node-to-node BWs (GB/s) on a 8-node AMD
Opteron. (b) Performance of popular page placement schemes
vs the placement found via n-dimensional search for Ocean cp
(OC), Ocean ncp (ON), SP.B, Streamcluster (SC) and FT.C
[12] (2 worker nodes, 8 threads each).
compared to the Linux default first-touch policy. This repre-
sents 66% improvement over the performance gains that the
most commonly used placement policies attain over the same
baseline. These benefits are particularly relevant in scenarios
where multiple co-scheduled applications run in disjoint parti-
tions of a large NUMA machine or when applications do not
scale up to the total number of available cores. To the best of
our knowledge, this is the first proposal for BW-aware page
placement in heterogeneous memory systems evaluated on real
commodity machines, i.e. not by simulation [11], [23], [43].
II. MOTIVATION
To lay the groundwork, we selected different memory-
intensive applications from the PARSEC [6], SPLASH [26],
and NAS [12] benchmark suites and experimentally studied
how different page placement strategies affect their perfor-
mance. We used an 8-node NUMA machine with the asym-
metric interconnect topology depicted in Figure 1a, on which
each application ran stand-alone on 2 worker nodes. A larger
number of architectures and baselines is evaluated in Sec. IV.
For each application, we measure its performance when
its pages are mapped with Linux default first-touch, the
common practice uniform-workers, and a uniform-all variant
that uniformly interleaves pages across all nodes (both workers
and non-workers). We also performed a long offline search
in which we experimentally tested the performance of a
large sample of weight distributions. The search used the
hill climbing technique to explore the 8-dimensional space of
possible solutions. Each point in the search space assigns to
each memory node in the machine a weight that determines the
portion of pages that will be placed at that node. The starting
point in the search was uniform-workers. Each search covered
approximately 180 iterations, taking more than 15 hours to
complete for each application. For each application, the search
identified a number of slightly different configurations that
achieved performance within less than 3% from optimum.
Thus, the values discussed next are averages over a selection of
the top-10 best performing distributions for each application.
Figure 1b presents the performance of the baseline policies
normalized with respect to that of hill climbing. The results
suggest that, while uniform-workers and uniform-all consider-
ably improve performance over Linux’s default policy, they do
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not take full advantage of the BW of the underlying memory
architecture in our NUMA system. To understand why, we
have studied the actual weight distributions obtained by hill
climbing and drawn the following three main observations,
which guided us towards the design of BWAP.
Observation 1: Pages are placed across all nodes, not
just worker nodes. In many modern architectures, even ap-
plications that have moderate single-thread memory demands
can easily saturate the local memory controller when multiple
threads share the same node. This issue is further exacerbated
if the application threads span across multiple NUMA nodes,
since a fraction of accesses to pages will now be remote,
thus limited by the BW of the interconnect. These results
suggest that, for applications with high memory demands,
page placement should not be restricted to the worker nodes;
instead, the available (even if limited) BW of non-worker
nodes should be harnessed by placing on these nodes a
carefully selected fraction of the application’s pages.
Observation 2: Pages are interleaved unevenly across
nodes, with relevant cross-application variations. Every
weight distribution obtained by hill climbing is highly asym-
metric, with nodes with lower memory access throughput
receiving fewer pages. This clearly reflects the inherent asym-
metry of the underlying NUMA topology [37]. However, when
we compare the best weight distributions found for different
applications, we observe significant differences between appli-
cations, which we can explain by two main factors. On the one
hand, the complex contention effects, both at the interconnect
and memory controller [25], depend on the actual memory
demand that the application places on each memory node. On
the other hand, while memory BW is the dominant bottleneck
of some applications, others are more sensitive to memory
latency. The former benefit from exploiting the BW of remote
nodes to its full extent; the latter call for approaches that, while
spreading some pages remotely for increased BW, retain most
pages locally for the sake of latency.
Observation 3: If one considers worker nodes and non-
worker nodes separately, proportional similarities emerge
among per-node weights. Let us pick two applications from
our sample and compare the respective worker weights, as
obtained by hill climbing, node by node. If we multiply the
weights of one application by some scalar coefficient such
that its aggregate worker weight becomes the same as the
other application, the per-node weight variance decreases. The
same occurs by following the same procedure for the non-
worker nodes. In fact, if we cluster worker nodes and non-
worker nodes separately and perform the above scaling on
their (clustered) weight distributions, the average per-node
coefficient of variation decreases by 1/3.
These key observations enable us to build a practical best-
effort solution to BW-aware page placement in asymmetric
NUMA systems, which we describe next.
III. BWAP: BW-AWARE PAGE PLACEMENT
Given a NUMA system and a parallel application running
on a set of worker nodes, the goal of BWAP is to devise
and enforce an efficient interleaving of the application’s pages
across the NUMA nodes. Since application threads access
different memory nodes through potentially diverse BWs,
BWAP assigns different weights to different nodes. A node’s
weight denotes the fraction of pages mapped to the node.
BWAP pipelines two key components, the canonical tuner
and the DWP tuner. The first one is agnostic of the target appli-
cation and runs offline. The second one is an online component
that, at run-time, departs from the first component’s output to
reach an improved application-specific page placement.
The inner workings of each component can be summarized
as follows. The canonical tuner models our knowledge of
the BW of the NUMA topology. Since the effective per-
node BW is sensitive to the demand that applications pose
on the system, the canonical tuner assumes an extremely BW-
intensive application as its reference. Its output is a set of
canonical weight distributions, which optimize the memory
throughput of the reference application. If one considers dif-
ferent scenarios where the application runs on different sets of
worker nodes, the corresponding optimal weight distributions
might also differ. Hence, the canonical tuner considers differ-
ent combinations of worker nodes as input and accordingly
computes the corresponding canonical weights.
As discussed in Section II, the optimal weight distribution
varies substantially across distinct workloads. Therefore, the
canonical weight distributions, as produced by the canonical
tuner, may not be suited to other applications than the idealized
BW-intensive application. Hence, for a given worker node set,
the canonical weight distribution is used as a hint about the
relative weight distributions to be employed for the worker
set and the non-worker sets of the target application. Then, by
leveraging Observation 3 (Section II), the DWP tuner converts
the canonical weight distribution to one that is optimized for
the target application. This is done by finding an appropriate
value for a data-to-worker proximity factor (DWP), which
determines how many pages will be assigned to the set
of worker nodes (retaining the canonical weight relations),
while the remainder will be shared within the non-worker
nodes (also according to the canonical distribution). The DWP
tuner achieves this through an incremental page migration
mechanism that searches for a good value of DWP for the
target application. This stage is done on-the-fly, during the
first seconds of the actual execution of the application.
The following sections detail each component of BWAP.
A. Calculating canonical weights
First, the canonical tuner models the underlying machine
and an idealized canonical application running on it. Using the
model, the canonical tuner computes the canonical weights.
1) System model: The canonical tuner makes a set of
simplifying assumptions on the underlying machine and the
target applications. We show in Section IV that this model
suffices for BWAP to be an effective best-effort approximation,
even when the assumptions we introduce next are not entirely
met in reality. We assume a cache-coherent NUMA machine
comprising a set of N nodes, N = {n1, n2, ..., nN}, where the
set of nodes as a whole is entirely managed by a single instance
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of an operating system. Each node contains one or more multi-
core CPUs, which globally provide C hardware threads. For
simplicity, we assume that every node’s local computing and
memory resources (like CPU frequencies, number of cores,
or local memory BW) are identical. Furthermore, each node
includes one or more memory controllers providing access
to the local memory of that node. We abstract the memory
controllers that are local to a given node as one single-channel
memory controller, whose BW is the aggregate BW of each
channel/memory controller in the real topology.
Threads may read and write pages that reside on the local
node’s memory, and on any remote node’s memory. In the lat-
ter case, the read/write request is sent through the interconnect,
which provides full connectivity among all nodes.
The interconnect topology is asymmetric, i.e., a thread
running on a given node will observe different BWs and
latencies, depending on the memory node it is accessing. The
most obvious difference in BW and latency is between local
and remote accesses. Among remote accesses, different BWs
and latencies may be observed, since distinct interconnect
links may have distinct BWs (possibly distinct BWs for each
communication direction), and paths between nodes can differ
in number of hops (some nodes are directly connected, while
others communicate through multi-hop paths).
On top of the NUMA system characterized so far, our model
assumes a simplified parallel application, which we refer to as
canonical application, that uses t threads, where t ≤ C ×N .
Threads are placed at a subset of nodes, W ⊆ N , which
we call worker nodes. For simplicity, we assume that t is
a multiple of the number of worker nodes, and the threads
of the canonical application are evenly distributed across the
worker nodes. We assume that parameters t and W have
been previously tuned by some existing tool(s) for optimal
parallelism tuning (tuning of t) and thread placement (tuning
of W), e.g., [37], [42]. In addition, the above parameters do
not change while the application runs, and no other processes
are co-located in the canonical application’s worker nodes.
Further, we consider that the work performed and the
memory access patterns are similar among all the threads of
the application. Within the application’s address space, we
distinguish between thread-private pages and shared pages.
We assume that the access volume to thread-private pages is
negligible when compared to the available memory BW.
In contrast, we assume that the canonical application places
an extreme memory demand on the shared pages. Moreover,
the workload of the canonical application is BW-intensive,
such that the memory access throughput that it attains is the
dominant factor to its overall performance, rather than memory
access latency (and other overheads unrelated to memory).
Hence, hereafter we focus on memory throughput to shared
pages, and omit latency from our equations. Furthermore, we
assume that the canonical application accesses shared data
predominantly in read-only mode; i.e., write accesses to shared
pages are so rare that they have no relevant impact on per-
formance. Finally, we consider that the canonical application
accesses all shared pages with the same probability.
Shared pages are interleaved across all memory nodes in a
weighted fashion, where some nodes may receive more pages
than others. No matter which page interleaving is chosen,
we assume the shared space fits the available physical mem-
ory. Pages are interleaved according to a weight distribution,
D = {w1, w2, .., wN}, where wi denotes the fraction of shared
pages that node i will hold (such that
∑
wi = 1). Therefore,
to maximize the performance of the canonical application, we
need to find the optimal weight distribution that maximizes
the overall throughput to shared data.
2) Finding the optimal weight distribution: Now we discuss
how to find the optimal weight distribution for the canonical
application. We introduce the function bw(nsrc → ndst),
which denotes the BW that a given thread located at worker
node ndst can use when reading from a node nsrc. For
presentation simplicity, we start by assuming that function
bw(nsrc → ndst) is well known for all node pairs in the
system and does not change for different weight distributions.
We discuss how to lift these assumptions in the next section.
Single-worker scenario. The simplest scenario is where
all threads run on a single worker node, nw. BWAP adapts
the approach that Yu et al. proposed in the context of data
placement in SMP systems with heterogeneous DRAM-NVM
memory hierarchies [43]. We start by considering that the
threads in nw need to read a total of S bytes of shared data
before completing their work. Since the canonical application’s
performance is dominated by memory throughput, its execu-
tion time is determined by the time that the threads in nw take
to transfer S bytes from memory. Since memory is interleaved
among the memory nodes of the system, threads will need to
read from pages held at distinct nodes. Furthermore, since
the canonical application accesses any page with a uniform
probability, the portion that is read from each node i will be
proportional to the weight of i; more precisely, S ×wi bytes.
Moreover, we consider that the data sets that nw reads from
each node in the system are transferred in parallel to nw. As
Yu et al. have shown [43], this approximation is relatively
accurate for memory-intensive applications in systems where
the number of accessing threads in a node is substantially
higher than the number of source memory nodes.
Putting it all together, we can then determine the execution
time of the threads in nw as the time to complete the longest
(parallel) transfer from every memory node:
T = max
i∈N
S × wi
bw(ni → nw) (1)
If pages were uniformly interleaved (i.e., equal weights for
all pages), execution time would be determined by the time to
transfer from the node with the lowest BW (to nw). Hence,
to minimize execution time, one can reduce the pages placed
in that node (by decreasing the corresponding weight) until it
no longer incurs the longest transfer time. After that, another
node becomes the one that contributes with the longest transfer
time and its weight should also be reduced; and so forth. It
is easy to show that the resulting optimal solution consists of
setting the weight of each node ni as follows:
wi =
bw(ni → nw)∑
i∈N bw(ni → nw)
(2)
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Multi-worker scenario. We now generalize the previous
solution to scenarios where the canonical application has a
higher parallelism level, thus spans its threads across two or
more worker nodes. In this scenario, the execution time of the
application is given by the time that (the threads running at)
the slowest worker node takes to complete, as follows:
T = max
nw∈W
(max
i∈N
S × wi
bw(ni → nw) ) (3)
Like in the single-worker scenario, we can minimize the
execution time by adjusting the weight distribution. However,
the multi-worker scenario introduces a subtle challenge: the
BW that two distinct worker nodes, nA and nB , may use
when reading from a target node ni can be different. In
fact, changing the weight of ni to greedily optimize nA’s
performance can degrade nB’s performance, and vice-versa.
Therefore, the optimization of the weight distribution needs
to take all the transfers by all the worker nodes into account.
We achieve this by defining minimum BW as the BW of the
weakest path among the paths interconnecting a given target
node to the worker nodes as minbw(n) = minnw∈W bw(ni →
nw), and by transforming Equation 3 to employ this notion:
T = max
i∈N
S × wi
minbw(ni)
(4)
Finally, we can apply a similar optimization strategy as we
do in the single-worker scenario, but this time by considering
the minimum BW values. Consequently, the optimal solution
in the multi-worker case consists of making each node’s
weight proportional to its minimum BW:
wi =
minbw(ni)∑
i∈N minbw(ni)
(5)
3) Estimating BW: The solution built so far assumes that
the BW between two nodes (bw(nsrc → ndst)) is well known
and does not change for different weight distributions. We now
question these assumptions and propose a practical solution
that does not depend on them.
It is important to understand what main factors contribute to
the BW that threads in a NUMA machine may effectively use.
The value of bw(nsrc → ndst) is limited by the nominal BW
of the path from nsrc to ndst (if nsrc 6= ndst). However, the
effective BW that threads in ndst get when reading from nsrc
is also determined by the access demand that the application
places on the system, in different complex ways.
First, it is known that the actual BW of a single memory
controller is influenced non-linearly by the actual access
demand to that controller [30]. To complicate matters, the ef-
fective BWs, as perceived from worker nodes, are also strongly
affected by cross-thread and cross-node interference [24]. The
access demand on the memory controller at node nsrc includes
concurrent accesses from multiple threads running in the same
worker (either nsrc or a remote node); further, if the canonical
application spans multiple worker nodes, the memory demand
on nsrc combines contending accesses by threads residing on
distinct nodes (besides local threads at nsrc). Finally, BW is
also affected by interconnect congestion. This may happen
when multiple co-located threads access the same remote
memory node (through the same link), or when threads from
different worker nodes issue memory requests whose result is
delivered through interconnect paths that share one or more
links. Therefore, it is clear that our initial assumptions on
bw(nsrc → ndst) are questionable. First, we relied on an
exact knowledge of BW in a NUMA machine. Second, when
searching for the optimal weight distribution, we assumed that
memory throughput was immutable during that search.
BWAP follows a pragmatic approach to approximate the
bw(nsrc → ndst) function. More precisely, for a fixed set
of worker nodes, we start by deploying a memory-intensive
benchmark (representing the canonical application) and uni-
formly interleaving the benchmark’s pages across all nodes in
the machine. We use a simple benchmark that spawns as many
threads as the available hardware threads on the worker nodes,
and each thread performs a random traversal of a shared array.
At the same time, we rely on hardware performance counters
to monitor per-node memory throughput.
The profiled throughputs between each pair of nodes, nsrc
and ndst, are used as the values of bw(nsrc → ndst).
This approach neglects the differences in access demand that
occur when page placement changes from the profile-time
uniform interleaving scenario to the final weighted interleaving
scenario. However, our results (in Section IV) confirm that,
BWAP is still able to devise efficient weight distributions.
On the practical side, at installation time on a given ma-
chine, the canonical tuner needs to run the above profiling
procedure for the relevant combinations of worker node sets
(with different sizes). The set of explored worker node sets
does not need to be exhaustive: i) a large number of worker
node sets can be filtered out since they are unlikely to be used
by a rational user (e.g., in a dual-socket machine with 2+2
nodes, a 2-worker set comprising nodes at each socket, thus
interconnected with a low BW); ii) many worker node sets are
symmetrical, hence only one needs to be configured (e.g., in
a dual-socket machine with 2+2 nodes with symmetric links
between sockets, the optimal weight distribution for the worker
set comprising two nodes on one socket is symmetrical to the
set comprising the nodes on the other socket).
B. On-line page placement tuning
The DWP tuner takes action when an application is
launched. The tuner’s API includes a main function
BWAP-init, which should be called by the target application
once it has allocated its initial shared structures. Note that
DWP tuner targets applications, which, after an initial stage,
enter an execution stage with stable memory access behavior
(identically to systems such as Carrefour [21] and Asymsched
[37]). The main argument of BWAP-init points to the set of
worker nodes on which the application is running.
The goal of the DWP tuner is to tune the weight distribution
by searching for an appropriate application-specific DWP. We
recall that DWP determines the balance between pages mapped
to the set of worker and non-worker nodes, while preserving
the relative weight relations within the sets of worker and non
worker nodes. The canonical weight distribution corresponds
to DWP = 0, while DWP = 1 corresponds to the extreme
where all pages are mapped to the worker node set. This allows
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BWAP to be used with both BW-sensitive (low DWP) and
latency-sensitive workloads (high DWP).
1) Tuning data-to-worker proximity: Initially, the DWP
tuner obtains a pre-computed canonical weight distribution
for the worker node set. The application’s shared pages are
initially placed based on this weight distribution (DWP = 0).
The BWAP library adapts DWP on-the-fly during the first
seconds after the application calls BWAP-init, based on hill
climbing. Departing from the DWP = 0, we periodically
monitor average resource stall rates (stalled cycles per second),
by reading hardware performance counters via a portable
library [19]. It is well known that stalled cycles are strongly
correlated to execution time [16]. At each period, we collect
n measurements over an interval of t seconds. We then sort
and discard the first and the last c measurements to filter
outliers. At each iteration, we compare the current average
stall rate with the previous one, and accordingly vary DWP by
a constant step, x. If the stall rate decreased, it is likely that
increasing DWP improved the overall performance. Hence, we
continue increasing DWP. Otherwise, it is likely that we found
a (local) optimum and we stop the hill-climbing.
At each iteration where we decide to increase DWP, ap-
plying the new value is ensured by incrementally migrating
pages from non-worker nodes to worker nodes, where the
number of pages that is removed from/added to a given node
is proportional to that node’s canonical weight. This ensures
that the relative canonical weights within the worker and non-
worker node set are preserved as DWP changes, as intended.
2) Initial placement and incremental migration: At each
iteration, the DWP tuner needs to place pages according to
a weighted interleaving strategy. However, no direct support
for weighted interleaving exists in mainstream OSs. Hence,
we have to build such support for weighted-interleaved page
placement. We achieve this by two alternative means: at kernel
and user levels. At the kernel level, we implemented a new
policy to support weighted interleaved memory allocation,
exposed by a new system call. We also added the weighted
interleave option to numactl tool and libnuma library to avoid
the burden of application-level changes.
Our user-level alternative has the advantage of portability
(avoiding the need for patching the underlying kernel), yet
at the cost of a less accurate interleaving. Algorithm 1 sum-
marizes our user-level page placement algorithm. We start
by determining the currently allocated page ranges that are
likely to hold shared data. This includes the .data and BSS
segments, as well as dynamic memory mappings. We divide
each address range into contiguous sub-ranges and, for each
sub-range, we call mbind with the uniform interleaving option
over a different set of nodes (line 8 in Alg. 1). More precisely,
the first sub-range’s pages are interleaved over all nodes, the
second sub-range’s pages are interleaved over all nodes except
the one with the lowest weight, and so forth. The key insight
is that, by setting the size of each sub-range (line 7 in Alg.
1), we can ensure that the overall per-node page ratios will be
proportional to the desired weights.
This solution is not as accurate as the kernel-level alterna-
tive, since it does not enforce that all the sub-ranges reflect the
Algorithm 1: User-level weighted interleaving approxima-
tion used by the DWP tuner
Input: segment // Struct with start address and length
Input: nodes // Set of NUMA nodes and respective weights
1 begin
2 address← segment.startAddress();
3 weightprev ← 0;
4 while nodes 6= ∅ do
5 node← getNodeWithMinWeight(nodes);
6 weight← node.weight− weightprev ;
7 size← |nodes| ∗ weight ∗ segment.length();
8 interleaveuniform(address, size, nodes);
9 nodes← nodes− {node};
10 address← address+ size;
11 weightprev ← node.weight;
12 end
13 end
weighted interleaving. Still, it ensures a best-effort shuffling
of pages, while keeping the number of mbind calls low.
By using the MPOL MF MOVE and MPOL MF STRICT
flags of mbind, this approach also works correctly (without
kernel modifications) when weight distributions are changed
dynamically by the DWP tuner. It is easy to show that, as DWP
increases in each step, Algorithm 1 will call mbind on sub-
ranges that were previously mapped according to the same or a
wider interleaving. In this case, mbind seamlessly performs the
necessary page migrations. The reverse migration/operation is
currently unsupported by mbind.
3) Co-scheduled variant: The mechanism described so
far assumed a stand-alone application that runs on a subset
of nodes and also has the remaining nodes idle to place
its pages. However, many NUMA systems will consolidate
workloads in a single physical machine in order to minimize
idle hardware resources. Workload consolidation is today an
active research topic, both in academia and industry (e.g., with
Intel’s recent introduction of Resource Director Technology
[3] into its high-end processors). A common formulation of
the problem considers one or more high-priority workloads
that are supposed to perform as well as if they were accessing
isolated resources (e.g. memory); and one or more best-effort
workloads that benefit if provided with some resources that are
originally assigned to the former workloads [8], [13]. Recent
proposals to this problem [31], [40] focus only on single-
socket scenarios. In BWAP, we improve on this by enabling
the allocation of the BW of the full set of NUMA nodes across
two or more applications running in disjoint worker nodes.
In the simplest co-scheduling scenario, we can consider one
high-priority workload, A, that has a low memory intensity;
and a best-effort workload, B, that is memory-intensive. It is
desirable that B places some of its pages on the nodes where
A runs (i.e., B’s non-worker nodes), so B can benefit from the
spare BW of those nodes. However, such memory consolida-
tion strategy should not degrade A’s memory performance. To
support this scenario, the DWP tuner supports a co-scheduling
variant, where the iterative search comprises two stages, both
coordinated by an external process that monitors the stall rates
of both applications. The rationale of this 2-stage approach is
that, below a given DWP of B, the demand that A will pose on
the local nodes of A will start having a noticeable degradation
of A’s performance. Hence, the search should only consider
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DWP values that are above that lower bound.
The first stage determines an approximation of such bound.
The monitoring process measures the stall rate of A, increasing
the DWP of B as long as the stall rate of A keeps decreasing.
When A’s stall rate stabilizes, the search has found a local
maximum of A’s performance, which is probably a good
approximation of the lower bound on the DWP of B. At that
point on, the second stage starts and proceeds as described in
Section III-B-2 (i.e., now guided by the stall rate of B).
As a final remark, we note that there are two aspects
that the DWP tuner does not currently handle automatically.
First, in the co-scheduled variant, we assume that some ex-
ternal tool/hint [21] has classified each workload as memory-
intensive or not. Second, the programmer is expected to call
BWAP-init when the program is about to enter its stable phase.
The first limitation can be addressed by using the number of
memory accesses per instruction (MAPI) to classify workloads
as either memory-intensive or not (like in Carrefour [21] ).
As for the second limitation, one may consider looking at the
periodic variation of the MAPI metric and only trigger the
DWP tuner when such variation is below a given threshold.
IV. EVALUATION
Our evaluation answers two key questions: 1. What per-
formance advantage does BWAP bring to memory-intensive
applications on NUMA systems compared to state-of-the-art
page placement policies like Carrefour [21] or Asymsched
[37], which rely on uniform interleave to place shared pages?
2. Considering each main component of BWAP separately, how
effective is it and what overheads does it introduce?
We consider several state-of-the-art page placement policies,
i.e., the Linux’s default policy (first-touch), uniform interleav-
ing across workers (uniform-workers), uniform interleaving
across all nodes (uniform-all), and autonuma [10].
Among the different policies evaluated, uniform-workers is
especially relevant since it is the core strategy that state-of-
the-art proposals adopt when placing pages across memory
nodes of a NUMA system. Among others, this includes
proposals like Carrefour [21], Asymsched [37], and the BW-
aware policies proposed by Baek et al. [43]. Since other recent
BW-aware page placement proposals do not support NUMA
(e.g. [11], [23]) they are not represented here.
Although Carrefour and Asymsched resort to uniform-
workers, they complement it with two main optimizations:
namely the detection and co-location of private pages, and
the replication of read-only pages. We do not evaluate these
features since they require kernel modifications and no patch
was available for our operating system versions. Still, we note
that such optimizations are orthogonal to our paper, since they
can directly complement the mechanisms proposed in BWAP.
Besides these alternatives, we evaluate complete BWAP and
an incomplete variant, denoted BWAP-uniform, which disables
the canonical tuner. This variant departs from uniform-all as
its initial weight distribution and only runs the DWP tuner.
For space limitations, the weighted page interleaving in
BWAP is enforced with the portable, user-level option. By
enabling the kernel-level variant, we observed only marginal
Benchmark BW Requirements Memory Access PatternReads
(MB/s)
Writes
(MB/s)
Private
Accesses (%
Shared
Accesses (%)
Ocean cp (OC) [26] 17576 6492 79.3% 20.7%
Ocean ncp (ON) [26] 16053 5578 86.7% 13.3%
SP.B [12] 11962 5352 19.9% 80.1%
Streamcluster (SC) [6] 10055 70 0.2% 99.8%
FT.C [12] 5585 4715 95.0% 5.0%
TABLE I: Memory access characterization of the evaluated
benchmarks, as obtained by NumaMMA [15] tool on machine
B running each benchmark on a full worker node. The trends
of each benchmark do not change significantly for higher
number of workers (results omitted for space limitations).
gains (at most 3%) and reach the same main conclusions. The
parameters of the DWP tuner of BWAP (Section III-B1) are set
as follows: n = 20, c = 5, t = 0.2, and x = 10%. We chose
these values by optimizing the parameters for a particular
setting (benchmarks Ocean * on machine A), then used those
values for every other benchmark/machine/experiment.
For our evaluation, we have selected memory-intensive
benchmarks from NAS [12], PARSEC [6] and SPLASH [26]
suites. We intentionally omit benchmarks with low memory
intensity, since page placement has marginal impact on their
performance. Although BWAP’s design assumes read-only and
shared-only pages, we evaluate how it performs as a best-effort
approach with workloads that do not fit those assumptions.
Therefore, our selection of benchmarks promotes diversity
with regard to the ratios of read vs. write accesses, and thread-
private vs. shared accesses. The memory access characteristics
of each benchmark is shown in Table I, which confirms that
most benchmarks are far from the assumptions underlying
BWAP’s design. Specifically, three of the benchmarks: OC,
ON and FT.C – have more than 79% of thread-private memory
accesses. Benchmarks also differ in their scalability, as Table II
summarizes. As for the datasets, we used the largest available
datasets, i.e., the native inputs for PARSEC and SPLASH
and the CLASS B and C datasets for NAS. Each of these
datasets fits in the memory of each node. We use execution
time, averaged over 5 runs, as the performance metric.
All the benchmarks are multithreaded applications with a
malleable thread pool. For thread placement, we used the
usual rule of thumb that is adopted, for instance, by Asym-
Sched [37]: threads are grouped together on the subset of
worker nodes with the highest aggregate inter-worker BW.
To minimize scheduling-related overheads (e.g., core over-
subscription, simultaneous multithreading, thread migration),
we pin each thread to a distinct core. We leave the interaction
of page placement and OS-guided thread scheduling as future
work. The page size used in our experiments is the Linux
default page size (4KB). Integrating BWAP with large pages
in NUMA systems [14] is left as future work.
We ran our experiments on 2 NUMA systems of different
scales and asymmetry. Machine A is a 4-socket AMD Opteron
Processor 6272, with 8 memory nodes, 8 cores per node, 64GB
DRAM, running Linux 4.17. Machine A is representative of
a high-end NUMA system with a strongly asymmetric inter-
connect topology. As it is evident in Figure 1a, interconnect
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links exhibit ample disparities in link BW, sometimes affecting
even different directions of the same link. Machine B is a 2-
socket Intel Xeon CPU E5-2660 v4. In contrast, Machine B
is a smaller-scale machine with a simpler topology. It has 4
NUMA nodes (using Cluster-on-Die mode), 7 cores per node,
32GB DRAM, running Linux 4.4. In this case, memory BW
still exhibits asymmetries, however less pronounced than in
machine A. While the lowest BW in machine A was 5.8×
lower than the highest BW (i.e., local memory BW), that
amplitude drops to 2.3× in machine B.
A. Overall performance evaluation
To compare the performance of BWAP to page placement
alternatives, we measure the performance of benchmarks when
using different placement policies. We focus on two represen-
tative execution scenarios: co-scheduled and stand-alone.
Co-scheduled scenario. In this scenario, two benchmarks
share the same NUMA machine (for instance, hosted by a
Cloud provider), as assumed in Section III-B3. We assume
that one benchmark, A, is not memory-intensive and the other,
B, is. Hence, while A will place pages locally for improved
latency, B will resort to BWAP to scatter its pages across all
nodes (including the non-worker nodes where A resides) in
order to optimize B’s throughput, while not degrading A’s.
Figures 2, 3b and 3a compare the performance of each
application B on the co-scheduled scenario. We consider
different allocations of worker nodes to application B: 1,
2, and 4 worker node(s) in machine A; 1, and 2 worker
node(s) in machine B. In all cases, A runs on the remaining
nodes. As for application A, we run Swaptions [6]. In all
our co-scheduled experiments, we did not observe relevant
changes to the performance of Swaptions when application B
placed some of its pages on the nodes of A, so we omit the
performance results of this application in this analysis.
Stand-alone scenario. In this scenario, the NUMA machine
is entirely available for application A, which can be deployed
with any number of threads/workers. Hence, a rational user
will run the application with its optimal parallelism level
(assumed to be tuned a priori). Note that, for each application,
its optimal parallelism level may differ depending on the
page placement policy. Figures 3c and 3d show how each
application performs when running with the different page
placement alternatives in this scenario. The performance of
the BWAP-uniform variant is discussed in Section IV-B.
Analysis of the results. The results for both scenarios
confirm that, as expected, the best performing solutions are
those that fully exploit the available memory BW by placing
shared pages across all nodes (uniform-all and BWAP), rather
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than restricting placement within the boundaries of the worker
node set (uniform-workers and autonuma).
Unsurprisingly, first-touch is usually the worst alternative
for multi-worker scenarios by substantial margins, since it
tends to centralize many shared pages on a single node (where
the initializing threads run) as studied before [18], [21], [27].
Our results show that, even in a single worker scenario,
binding the entire application’s memory locally to the only
worker node is suboptimal for memory-intensive applications.
Among the solutions that spread pages across all nodes, BWAP
achieves the best performance or, with less favourable applica-
tions, performs comparably to the best solution (uniform-all).
More precisely, BWAP is able to outperform both uniform-
workers and autonuma by up to 1.66×, and uniform-all by
up to 1.50×. As expected, the largest speedups of BWAP
are observed on machine A, which has the most asymmetric
topology. This confirms our main claim that, for some types
of workloads, trivial uniform interleaving policies are not
appropriate to exploit the full BW of complex NUMA systems.
One important trend is that the benefits of BWAP over the
uniform interleaving alternatives drop when more workers are
involved. This is evident in the co-scheduled scenarios (as
the number of workers increases). Further, in the stand-alone
scenario, this explains why BWAP only achieves relevant gains
for those applications whose optimal parallelism level is lower
than the total number of nodes. This trend can be explained
by two factors. First, as applications use an increasingly larger
worker node set, the worker vs. non-worker dichotomy fades
away. Thus, the gains from tuning DWP decrease. A second,
less intuitive factor, is that, as one enlarges the worker node
set, the inter-worker canonical weight distributions (as devised
by our canonical tuner) tend to uniformity.
Let us now focus on the subset of benchmarks with non-
negligible thread-private memory BW demand, namely OC,
ON and FT.C. For such benchmarks, consider the set of thread-
private pages that belong to the threads running in a given
worker node. In theory, the optimal placement of such pages
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should consider that worker node only (and regard every other
node as non-worker). However, both components of BWAP
are, by design, based on the simplifying assumption that every
page is accessed from every worker node. This approximation
allows BWAP to decide the placement of every page similarly,
independently of each page’s actual worker node set (i.e., the
full worker node set in the case of shared pages; a specific
worker node in the case of thread-private pages).
Despite this approximation, BWAP is still able to obtain
important performance gains with those benchmarks whose
ratios of thread-private accesses are at odds with the above
assumption (OC, ON and FT.C). The performance benefits
obtained with these benchmarks follow the same trend as
discussed above: the performance advantage of BWAP over
the remaining alternatives is especially evident when the set
of worker nodes is smaller; it decays as we enlarge the worker
set, becoming comparable to the best-performing alternative
when worker nodes span across all nodes in the machine.
A more careful analysis allows us to shed some light
on these results. We start by observing that the memory
demand that these benchmarks place on thread-private pages is
sufficiently high to saturate the local memory BW. We support
this observation by the fact that, when we place thread-private
pages exclusively locally to the thread that accesses each
page (with the first-touch policy), their performance degrades
relatively to the opposite extreme of uniform-all. Therefore,
the thread-private access demand of these benchmarks calls for
page placement strategies that interleave pages across multiple
nodes to maximize the available thread-private BW.
Based on this observation, we note that, among the eval-
uated strategies that resort to page interleaving to meet the
above requirement, BWAP’s best-effort approach is the most
effective one in scenarios where the number of worker nodes
is small – either one or two in our experiments. Specifically,
when there is only a single worker node, BWAP is trivially
accurate for thread-private pages. However, when there are
two worker nodes, then BWAP will wrongly decide to place
some thread-private pages in the nearest node instead of the
local node (unlike to an optimal placement that takes thread-
private pages into account). Still, our results suggest that the
impact of such an inherent inaccuracy is modest. This can
be explained by the fact that the BW ratio between the local
node and the nearest remote node is much lower (1.7× in
machine A, 1.8× in machine B) than the BW ratio between
the local node and the farthest nodes (5.1× in machine A,
2.3× in machine B). Consequently, despite its inaccurate
modelling of thread-private accesses, BWAP still outperforms
alternative approaches whose placement decisions lead to even
larger inaccuracies: those that rely on uniform interleaving
do not take BW heterogeneity into account at all (thus it
places high number of pages in the farthest nodes); while
those that simply place thread-private pages locally fail to
exploit the additional BW of the non-worker nodes. Overall,
these results suggest that BWAP’s approximated approach
is accurate enough to be advantageous with a wide set of
memory-intensive applications.
Machine A Machine B
Application 1 Worker 2 Workers 4 Workers 1 Worker 2 Workers
SC 48.00% 0% 23.80% 100% 100%
OC 14.10% 0% 0% 0% 0%
ON 14.10% 16% 0% 0% 0%
SP.B 0% 0% 0% 15.20% 22.20%
FT.C 0% 16.30% 0% 30.30% 0%
TABLE II: Ideal number of worker nodes and DWP values
computed via BWAP iterative search (Co-scheduled scenario).
B. Detailed analysis of BWAP’s components
We study the gains and overheads of BWAP components.
Canonical tuner. Looking at Figures 2 and 3, we can
compare the performance of the full BWAP with BWAP-
uniform. The difference between these alternatives denote the
effective contribution of canonical tuner. Our results show that,
for most cases where BWAP outperforms uniform-workers and
uniform-all, the larger speedup slice is due to the canonical
tuner (which is evident by observing how the results of BWAP-
uniform and BWAP differ). Concretely, enabling the canonical
tuner attains speedups of up to 1.32× relatively to the uniform
variant of BWAP. Further, the highest relative gains happen in
machine A, which can be explained by its highest asymmetry.
In contrast, the simpler and less asymmetric topology of ma-
chine B makes BWAP essentially perform similarly to BWAP-
uniform. This highlights that, in machines with pronounced
BW asymmetries, simple approaches based on uniform inter-
leaving or 2-level weighted interleaving (like BWAP-uniform)
are substantially suboptimal; however, in more symmetrical
machines, simpler solutions may be an acceptable choice.
DWP tuner. Continuing the previous analysis, we can
compare uniform-all with BWAP-uniform to infer the actual
benefits that the DWP tuner contributes (i.e., departing from
uniform-all rather than from the canonical distribution). Fig-
ures 2 and 3 show that, while BWAP-uniform outperforms
uniform-all in many scenarios, that is not always the case. This
can be explained by taking into account two considerations.
First, for some scenarios, the optimal DWP is 0. In this case,
BWAP-uniform produces the same interleaving as uniform-all,
but with the overhead of the online iterative search. Table
II details the optimal DWP for each application in each co-
scheduled scenario. This table yields a high correlation be-
tween the null DWP cases and the cases where BWAP-uniform
does not outperform uniform-all. On the positive side, Table II
also shows many cases where adapting DWP allowed BWAP-
uniform to choose intermediate values that clearly outperform
uniform-all. This results in performance gains of up to 1.49×
relatively to uniform-all (which are further increased if we
consider the combination of both BWAP components).
Overhead and accuracy of DWP tuner. Finally, we study
the accuracy and overheads of the DWP tuner. To evaluate
both aspects, we have manually deployed each application (at
a given machine and scenario) with different static values of
DWP and measure the corresponding execution times and aver-
age stall rates. This allows us to understand, what the optimal
DWP is, what is the corresponding (maximum) performance,
and the stall rate curve effectively guides us towards finding
the optimal DWP. By comparing with the value that our DWP
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tuner chooses and the resulting execution time, we can assess
how close to optimal our search gets and at which overhead.
Our complete experiments with the entire selection of
applications confirmed that stall rate is effectively correlated
to execution time and its variation with DWP is essentially
convex. Furthermore, the DWP tuner was able to successfully
find the optimal DWP by a maximum error margin of 1
iterative step for all cases we evaluated. Figure 4 illustrates
this with the Streamcluster application on machine A.
Regarding execution overhead, in the experiments discussed
in Section IV-A, we measured a maximum overhead of 4%
over all the applications. We found that the overhead of DWP
tuner can be increased by two main factors: i) higher optimal
values of DWP, since the search starts at the opposite extreme
and each iteration costs time and page migrations; and ii) lower
execution times, which do not allow to amortize the cost of the
search and benefit from resulting optimized page placement.
V. RELATED WORK
When deploying an application on a NUMA system, a
number of complex questions arise, from how many threads, to
where to place threads and pages. As NUMA systems increase
their prominence, these problems receive increasing attention
from the research community. Optimizing thread and memory
placement on NUMA systems has been extensively studied
[9], [17], [20]–[22], [29], [32]–[34], [36]–[39], [41], [42].
Linux provides extensions [1], [10] to improve data access
locality in NUMA systems. However, these extensions do not
account for the interconnect asymmetry and do not improve
BW for communicating threads. For instance, autonuma [10]
implements locality-driven optimization by migrating threads
closer to the memory they access, and/or by migrating data to
the memory closer to the threads. Linux also provides an op-
tion to uniformly interleave part of address space across mem-
ory nodes. BWAP complements these strategies by providing
a novel BW-aware alternative to the uniform interleaving.
Considering proposals for page placement, we distinguish
proposals aiming at minimizing memory latency (e.g., [10],
[22]) and proposals aiming at optimizing memory BW (e.g.,
[21], [37]). Depending on the application, the main bottleneck
can be latency or BW, or somewhere between those extremes.
In contrast to the proposals that focus on either of extremes,
BWAP takes this spectrum into account with its DWP tuner.
Apart from page placement, other approaches have been
proposed to improve memory performance in NUMA systems.
Carrefour [21] replicates read-only pages accessed from multi-
ple nodes. It also detects private pages and places them close to
the corresponding thread. Shoal [27] and Smart Arrays [18] in-
troduce programming abstractions that enable a runtime layer
to choose the most appropriate page placement, data layout or
replication, while taking into account the underlying memory
topology and the run-time behaviour of the application. Shoal
and Smart Arrays adopt uniform interleaving as one of their
NUMA-aware page placements. BWAP is less intrusive, since
the application only needs to be linked with and activate DWP
tuner. Still, the design principles behind BWAP’s placement
policy can also be applied to improve these systems.
Recently, some authors have studied the problem of BW-
aware page placement for different heterogeneous memory
systems [11], [23], [43]. All these works consider a tiered
memory architecture consisting of two or more types of
memory nodes with heterogeneous performance characteristics
(BW, latency, etc). Moreover, all works share the fundamental
insight that, performance of BW-intensive applications im-
proves if memory accesses are distributed across all memories,
proportionally to the BW of each memory. NUMA systems, as
addressed by BWAP, are also characterized by heterogeneous
BWs, even when every NUMA node relies on the same
memory technology (e.g., DRAM). Hence, BWAP shares the
same BW-aware placement principle with the previous works.
However, the problem of BW-aware page placement in NUMA
systems has crucial differences (as Section I highlights), with
new challenges that render the above-mentioned proposals
either inappropriate or strongly suboptimal for NUMA sys-
tems. The aforementioned proposals for BW-aware page place-
ment either do not support NUMA systems [11] or use the
uniform-workers policy to distribute pages across (hybrid
memory) NUMA nodes. Hence, BWAP can complement or
extend these techniques to support NUMA systems whose
nodes comprise heterogeneous hybrid memory hierarchies.
Our work is also related to workload consolidation tech-
niques for cloud computing systems and datacenters. Recent
works have focused on optimizing memory throughput in these
scenarios by employing last-level cache and memory band-
width partitioning [31], [40] across co-scheduled applications.
While these works focus on single-node systems where two
or more applications share the same CPU, BWAP targets
multi-node NUMA systems where each node is exclusively
allocated to one application at most. Works such as [7],
[28] propose effective tools to characterize (either through
an analytical model or through an empirical procedure) the
NUMA topology. These can be integrated into BWAP to allow
BWAP to devise a more accurate canonical distribution.
VI. CONCLUSIONS
Although new thread placement approaches for asymmetric
NUMA systems have recently emerged, today’s usual tech-
niques for page placement still rely on the obsolete assumption
of a symmetric architecture. This paper proposes BWAP, a
novel approach for asymmetric BW-aware placement of pages
in NUMA systems. Our evaluation shows that BWAP improves
the gains of state-of-the-art policies by up to 66%, on com-
modity NUMA machines. The gains of BWAP are especially
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evident in co-scheduled scenarios and when the application
does not scale up to the available hardware parallelism.
While far from trivial, the design of BWAP is inherently
best-effort, since it relies on important simplifying assumptions
about the workloads and the underlying system. Therefore, our
contributions can be seen as first step that opens avenues for
follow-up research on BW-aware page placement for NUMA
systems. Among future work directions, we plan to more
accurately model workloads with relevant write and/or thread-
private access volumes, as well as workloads with non-uniform
access distributions to the shared address space. Since these
scenarios are characterized by inherently asymmetric memory
access patterns, the different sets of pages may have distinct
optimal placements (e.g., depending on whether a page is
thread-private or shared, read or write-dominated, hot or cold).
Hence, accurately determining the optimal page placement in
such scenarios requires devising different canonical weight
distributions and DWP values, as well as physically mapping
pages according to different placement configurations. The key
challenge here lies in achieving these goals while retaining
BWAP’s key virtues of transparency and portability.
As further future work, we intend to extend BWAP to dy-
namically adjust its weight distribution throughout the applica-
tion’s execution time, in order to obtain improved performance
for applications whose access patterns change over time or
for co-scheduling scenarios with dynamic sets of applications.
This extension would enable integrating BWAP at the core
of dynamic runtime support systems like Callisto [35] or
Asymsched [37]. Finally, we plan to extend BWAP to support
NUMA systems whose nodes have hybrid memory subsystems
(e.g. DRAM and NVRAM) or where the computational power
is heterogeneous between different nodes.
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